

Exploitable Results by Third Parties

ITEA3 16018 COMPACT

Project details

Project leader:	Wolfgang Ecker, Infineon Technologies AG, DE
Email:	Wolfgang.Ecker@infineon.com
Website:	https://www.edacentrum.de/compact/

Name: MOO Compiler		
Input(s)	Main feature(s)	Output(s)
<ul style="list-style-type: none"> ▪ Target platform/processor characteristics. ▪ Program to be compiled. ▪ Program characteristics. 	<ul style="list-style-type: none"> ▪ A compiler tool with machine learning driven optimizations ▪ Optimizes for energy consumption, execution time and code size simultaneously ▪ Applies optimizations and optimization sequences depending on the characteristics of the input program. 	<ul style="list-style-type: none"> ▪ Optimized binary code for the target platform/processor.
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Multi-objective optimizations to better fit a programs binary code onto a target system with limited resources. ▪ Optimizes all objectives equitably. ▪ Includes optimization for energy consumption. ▪ Targets embedded and IoT platforms. ▪ Is easy to use by the end user despite of the included machine learning modules. ▪ Machine learning components are pre-trained (by the vendor). ▪ Is pre-trained per target platform. ▪ Requires only short training time and little training effort. ▪ No negative impact on compilation time. ▪ Is based on the popular LLVM open source compiler. <p>(None of the above items is available in open source compilers.)</p>	
Integration constraint(s):	<p>Constraint(s):</p> <ul style="list-style-type: none"> ▪ MOO (respectively the machine learning components) need to be retrained if code for a different target platform shall be generated. ▪ A sufficient amount of heterogeneous, real world training samples (i.e. programs) for a specific target platform is required to achieve good optimization quality and to increase the accuracy regarding the estimates and predictions of the machine learning components. <p>No constraint(s):</p> <ul style="list-style-type: none"> ▪ Is available for Windows and Linux host platforms. ▪ MOO can be used like the classic LLVM compiler it is based on. 	

Name: MOO Compiler	
	<ul style="list-style-type: none"> ▪ Does not need a change of the work flow for building programs, performing continuous integrations (CS) or integration into test cycles, etc.
Intended user(s):	Companies and engineers needing to create code for embedded or IoT targets with (very) limited resources regarding memory, processor performance, and energy supply.
Provider:	ABIX GmbH and research partners from the Vienna University of Technology: <ul style="list-style-type: none"> ▪ Institute of Computer Technology (ICT) ▪ Institute of Computer Engineering (ICE) - Embedded Computing Systems group (ECS)
Contact point:	Manfred Kreutzer – ABIX GmbH: mkreutzer@a-bix.com
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ MOO Compiler (commercial product): Commercial license (details are to be determined) ▪ MLComp Compiler (research compiler): Research or open source license (details are to be determined)

Name: Tooling for Energy Optimization of Embedded Software		
Input(s):	Main feature(s):	Output(s):
<ul style="list-style-type: none"> ▪ Software source code ▪ Platform constraints ▪ Application constraints 	<ul style="list-style-type: none"> ▪ Automated workflow of timing and power analysis ▪ Automated optimization workflow 	<ul style="list-style-type: none"> ▪ Analysis results ▪ Optimized source code
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Designed to be embedded in model-based firmware development with source code generation ▪ Can be used standalone or embedded in a workflow with IoT-PML and Enterprise Architect ▪ Automation of analysis and optimization tasks in one library ▪ Future versions will include automated optimization decisions 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Python >= 3.8 ▪ Python library: pydantic 1.7.3 ▪ Clang/LLVM 11.0 ▪ CMake >= 3.12 ▪ External analysis tools. Integrated support for Timing-Annotation (EKUT source level framework), Timing-Annotation+ETISS, External HW-Measurements with RedPitaya Board 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Embedded SW developers ▪ Researchers 	
Provider:	<ul style="list-style-type: none"> ▪ Eberhard Karls Universität Tübingen (EKUT) 	
Contact point:	<ul style="list-style-type: none"> ▪ Oliver Bringmann – oliver.bringmann@uni-tuebingen.de ▪ Michael Kuhn – michael.kuhn@uni-tuebingen.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Case-by-case decision 	

Latest update: 2020-12-09

Name: MODELTime		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> SW source code with build environment or SW binary code HW platform(s) for benchmarking 	<ul style="list-style-type: none"> Fast and accurate timing estimations for the execution time of the input SW program considering its execution on the given HW platforms Integration in model-based development flow 	<ul style="list-style-type: none"> SW execution time prediction Visualization of timing properties directly in neoICME
Unique Selling Proposition(s):	<ul style="list-style-type: none"> Fast and accurate timing estimations that are essential in developing an embedded system (MPSoC support and visualization extension). Measurement-based technique that implicitly models the different hardware resources included in HW processors. 	
Integration constraint(s):	<ul style="list-style-type: none"> LLVM Compiler Infrastructure 5.0 (or newer) Lauterbach TRACE32 tracer libboost Radare2 	
Intended user(s):	<ul style="list-style-type: none"> Software developers Hardware developers Research 	
Provider:	<ul style="list-style-type: none"> FZI Forschungszentrum Informatik 	
Contact point:	<ul style="list-style-type: none"> Alessandro Cornaglia – cornaglia@fzi.de Sebastian Reiter – sreiter@fzi.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> Trade secret 	
<i>Latest update: 2020-12-07</i>		

Name: neoICME		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> Optional: IP-XACT, Flattened Device Tree, C source code 	<ul style="list-style-type: none"> Modelling environment for IoT device software Utilization of graph database Support for bottom-up and top-down design flow 	<ul style="list-style-type: none"> Neo4j graph database Structural C source code for IoT software implementation
Unique Selling Proposition(s):	<ul style="list-style-type: none"> Single source model for IoT software modelling Tool support for the IoT-PML-based modelling approach 	
Integration constraint(s):	<ul style="list-style-type: none"> Neo4j Community Edition (> 3.2.14) Supported OS: Linux srcML (srcml.org) dependency for C/C++ source code analysis 	
Intended user(s):	<ul style="list-style-type: none"> Software developers Researchers 	
Provider:	<ul style="list-style-type: none"> FZI Forschungszentrum Informatik 	
Contact point:	<ul style="list-style-type: none"> Sebastian Reiter – sebastian.reiter@fzi.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> Trade secret 	
<i>Latest update: 2020-12-07</i>		

Name: Infineon Technologies		
Input(s):	Main feature(s)	Output(s):
Model of the driver and related hardware	Firmware code generation under consideration of the HW/SW interface	Optimized firmware code of the driver and HAL
Unique Selling Proposition(s):	<ul style="list-style-type: none"> Automatic driver generation to reduce firmware development effort Driver optimization towards memory consumption and performance via AI guided generation of driver variants 	
Integration constraint(s):	<ul style="list-style-type: none"> Python 3.x Python libraries for XML handling Mako template Engine Infineon proprietary code generation framework Metagen with DSL generation enhancement MetaFirm and associated MetaModels Enterprise Architect, SparX Systems Kaktus, Tampere University 	
Intended user(s):	<ul style="list-style-type: none"> Software developers to automate the driver design and implementation Architects as contribution to a rapid starting point for system analysis Verification engineers as contribution to their testbenches 	
Provider:	<ul style="list-style-type: none"> Infineon Technologies, Corporate Design Enabling and Services 	
Contact point:	<ul style="list-style-type: none"> Infineon Technologies, wolfgang.ecker@infineon.com 	
Condition(s) for reuse:	<ul style="list-style-type: none"> Infineon proprietary 	

Latest update: 2020-12-09

Name: COMPACT-specific adaption layer for crypto lib		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ Plaintext ▪ Ciphertext 	<ul style="list-style-type: none"> ▪ Key agreement ▪ Authenticated message encryption 	<ul style="list-style-type: none"> ▪ Ciphertext ▪ Plaintext
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Standard algorithms. ▪ High-speed implementation with platform-specific optimizations. ▪ Side-channel protection in theory and practice. 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Needs measurement campaign on every target platform. 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Industry customers with expert level knowledge. 	
Provider:	<ul style="list-style-type: none"> ▪ Kasper-Oswald GmbH 	
Contact point:	<ul style="list-style-type: none"> ▪ info@kasper-oswald.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Commercial, based on individual plan 	
<i>Latest update: 2020-12-09</i>		

Name: COMPACT-specific adaption layer for crypto lib		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ Plaintext ▪ Ciphertext 	<ul style="list-style-type: none"> ▪ Wraps the implementation of cryptographic primitives into an easy to integrate library. ▪ Supports a very common use case: secure message exchange between two parties. ▪ Abstraction of HW-dependent features such as write/read to/from persistence storage (e.g., EEPROM). 	<ul style="list-style-type: none"> ▪ Ciphertext ▪ Plaintext
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Simple integration, lowers the possibility of error by non-expert integrator 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Requires measured ("certified") crypto library (see above) 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Industry customers in general 	
Provider:	<ul style="list-style-type: none"> ▪ Kasper-Oswald GmbH 	
Contact point:	<ul style="list-style-type: none"> ▪ info@kasper-oswald.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Commercial, based on individual plan 	
<i>Latest update: 2020-12-09</i>		

Name: COMPACT-specific adaption layer for crypto lib		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ Pre-compiled Crypto library ▪ Hardware platform 	<ul style="list-style-type: none"> ▪ Executes measurement campaign to assert side-channel related properties of crypto library on actual hardware 	<ul style="list-style-type: none"> ▪ Statistical data
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Semi-automated framework 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Needs adaptation to different platforms ▪ Requires good understanding of underlying run-time libraries and possible “quirks” affecting the measurement quality 	
Intended user(s):	<ul style="list-style-type: none"> ▪ INTERNAL 	
Provider:	<ul style="list-style-type: none"> ▪ Kasper-Oswald GmbH 	
Contact point:	<ul style="list-style-type: none"> ▪ info@kasper-oswald.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Commercial, based on individual plan 	
<i>Latest update: 2020-12-09</i>		

Name: UML2 API		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> UML2 based models 	<ul style="list-style-type: none"> API to access UML2 based models (UML, SysML, BPMN, ...) 	<ul style="list-style-type: none"> Access to that models using the API
Unique Selling Proposition(s):	<ul style="list-style-type: none"> API provides the possibility to access model information - modeling-tool- and repository/dbms-neutral. The implementation of the concrete tool and repository has to be done e.g. for Matlab Stateflow, Enterprise Architect, Cameo Systems Modeller, ... 	
Integration constraint(s):	<ul style="list-style-type: none"> Just the API 	
Intended user(s):	<ul style="list-style-type: none"> Tool Vendors 	
Provider:	<ul style="list-style-type: none"> SSCE 	
Contact point:	<ul style="list-style-type: none"> SSCE 	
Condition(s) for reuse:	<ul style="list-style-type: none"> MIT license 	
<i>Latest update: 2020-12-09</i>		

Name: IoT-PML MDG Technologie for Enterprise Architect		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ 	<ul style="list-style-type: none"> ▪ Provides Toolboxes for IoT-PML for EA 	<ul style="list-style-type: none"> ▪ Wellformed IoT-PML
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ This MDG Technology makes it easy to use IoT-PML 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Based on Sparx Systems Enterprise Architect 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Current target group: approx. 100.000 Software, Systems Modeller using EA already and beyond 	
Provider:	<ul style="list-style-type: none"> ▪ SSCE 	
Contact point:	<ul style="list-style-type: none"> ▪ SSCE (www.sparxsystems.eu/iot) 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Open Source using MIT license 	
<i>Latest update: 2020-12-09</i>		

Name: COMPACT Addin for Enterprise Architect		
Input(s):	Main feature(s)	Output(s):
	<ul style="list-style-type: none"> Provides Methodology Support for IoT-PML and Tool Integration 	<ul style="list-style-type: none"> Wellformed IoT-PML
Unique Selling Proposition(s):	<ul style="list-style-type: none"> This Addin supports usage of IoT-PML and provides capability to integrate analyzer results, code generators and more 	
Integration constraint(s):	<ul style="list-style-type: none"> Based on Sparx Systems Enterprise Architect 	
Intended user(s):	<ul style="list-style-type: none"> Current target group: approx. 100.000 Software, Systems Modeller using EA already and beyond 	
Provider:	<ul style="list-style-type: none"> SSCE 	
Contact point:	<ul style="list-style-type: none"> SSCE (www.sparxsystems.eu/iot) 	
Condition(s) for reuse:	<ul style="list-style-type: none"> Closed Source, but FOC 	
<i>Latest update: 2020-12-09</i>		

Name: Kamel		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ IP-XACT IEEE-1685 models ▪ Kamel python models ▪ Python Mako templates 	<ul style="list-style-type: none"> ▪ Provides modeling template for the user in form of Kamel Python classes with methods (Kamel meta-model) ▪ Model generators (transformations) to target views ▪ Kamel API for Intercoupling of above model inputs and tools (like IP-XACT) and underlying template-based code generators ▪ Kactus2 API for open source IP-XACT tool interoperability 	<ul style="list-style-type: none"> ▪ Tailorable with Mako templates. Suitable target views are for example: ▪ Verilog, VHDL, SystemVerilog, SystemC ▪ SW API for HW ▪ Documentation of HW and low-level SW ▪ HW development tool scripts
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Provides means to model and automate majority of the RTL IP development tasks with light modeling overhead ▪ Not tied to used modeling platform/language or used target application programming language. 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Python3 ▪ Mako python library (pip install Mako) 	
Intended user(s):	<ul style="list-style-type: none"> ▪ HW Architects, HW developers, Firmware SW developers 	
Provider:	<ul style="list-style-type: none"> ▪ Tampere university (TAU) 	
Contact point:	<ul style="list-style-type: none"> ▪ antti.rautakoura@tuni.fi, esko.pekkariinen@tuni.fi, timo.hamalainen@tuni.fi 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Will be published as open source code library 	

Latest update: 2020-12-01

Name: Methodology for Distributed CNN Inference on IoT Edge Devices		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ IoT Nodes ▪ CNN 	<ul style="list-style-type: none"> ▪ Code Generation of Distributed CNN Inference Software ▪ Optimization 	<ul style="list-style-type: none"> ▪ CNN Inference Software
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ First approach for full distributed inference on IoT Edge nodes ▪ Pools memory resources of all devices in network 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Based on larger library, only larger Edge Devices supported ▪ Experimental, industrial adaption required 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Providers of IoT Sensor Device Networks that want to integrate AI 	
Provider:	<ul style="list-style-type: none"> ▪ Technical University of Munich 	
Contact point:	<ul style="list-style-type: none"> ▪ Daniel Mueller-Gritschneider - daniel.mueller@tum.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Methodology published ▪ Code not open source 	
<i>Latest update: 2020-12-08</i>		

Name: Extendible Translating Instruction Set Simulator (ETISS)		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ Embedded SW ▪ Pipeline Description 	<ul style="list-style-type: none"> ▪ Simulation environment for Embedded SW (Instruction Set Simulator) ▪ Focus: RISC-V processors 	<ul style="list-style-type: none"> ▪ SW profiling information ▪
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Instruction Set Simulator extendible by timing models ▪ Advanced SW performance profiling 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Out-of-the-box Support for RISC-V ▪ Other processor ISAs need additional modeling effort 	
Intended user(s):	<ul style="list-style-type: none"> ▪ SoC architects, Embedded SW developers 	
Provider:	<ul style="list-style-type: none"> ▪ Technical University of Munich 	
Contact point:	<ul style="list-style-type: none"> ▪ Daniel Mueller-Gritschneider - daniel.mueller@tum.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ ETISS open source available – BSD license ▪ Github link: https://github.com/VP-Vibes 	
<i>Latest update: 2020-12-08</i>		

Name: QEMU Memory Tracer (QMT)		
Input(s):	Main feature(s)	Output(s):
Compiled RISC-V SW Binary, Tracer Configuration	Traces and logs memory accesses (address regions are supplied with tracer configuration). Analyzes Stack and Heap Size of RV32	<ul style="list-style-type: none"> Log file with memory access trace for RV32
Unique Selling Proposition(s):	<ul style="list-style-type: none"> QEMU extension for memory analysis for RV32 processors 	
Integration constraint(s):	<ul style="list-style-type: none"> Requires QEMU V2.12 (other versions are not tested yet) 	
Intended user(s):	<ul style="list-style-type: none"> SW Engineers / RV32 SW Developers 	
Provider:	<ul style="list-style-type: none"> Paderborn University / Heinz Nixdorf Institut 	
Contact point:	<ul style="list-style-type: none"> Wolfgang Mueller / Circuit and System Design / Heinz Nixdorf Institute 	
Condition(s) for reuse:	<ul style="list-style-type: none"> To be negotiated 	
<i>Latest update: 2020-12-09</i>		

Name: QEMU Timing Analyzer (QTA)		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ WCET annotations of Basic Blocks in aiT/Absint XML export format ▪ Compiled SW Binary compliant to the aiT ISA analysis 	<ul style="list-style-type: none"> ▪ Cycle accurate dynamic timing analysis of the execution of the SW binary 	<ul style="list-style-type: none"> ▪ Cycle accurate timing of the execution of the SW binary
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Dynamic cycle accurate worst-case timing analysis of individual SW binaries ▪ Preprocessor to import aiT/Absint timing analysis reports 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ Can be integrated with QEMU V4.2 or higher 	
Intended user(s):	<ul style="list-style-type: none"> ▪ SW Engineers / Embedded SW Developers 	
Provider:	<ul style="list-style-type: none"> ▪ Paderborn University / Heinz Nixdorf Institut 	
Contact point:	<ul style="list-style-type: none"> ▪ Wolfgang Mueller / Circuit and System Design / Heinz Nixdorf Institute 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ BSD License Agreement 	
<i>Latest update: 2020-12-09</i>		

Name: CAR DETECTOR		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> Video stream, still images 	<ul style="list-style-type: none"> System for detecting cars when they appear in video stream 	<ul style="list-style-type: none"> XML or other message with car position
Unique Selling Proposition(s):	<ul style="list-style-type: none"> State-of-the-art detection accuracy 	
Integration constraint(s):	<ul style="list-style-type: none"> Runs on a platform that supports Intel OpenVINO library 	
Intended user(s):	<ul style="list-style-type: none"> Customs, border control 	
Provider:	<ul style="list-style-type: none"> VISY Oy, Tampere, Finland 	
Contact point:	<ul style="list-style-type: none"> Jyrki.selinummi@visy.fi 	
Condition(s) for reuse:	<ul style="list-style-type: none"> Commercial license 	
<i>Latest update: 2020-12-04</i>		

Name: Model Aware Debugger for Simulink and Stateflow (MADSL & MADSF)		
Input(s):	Main feature(s)	Output(s):
<ul style="list-style-type: none"> ▪ Simulink and/or Stateflow model ▪ Linux based target platform 	<ul style="list-style-type: none"> ▪ Cross-level debugging between the model and the generated code running on the target processor ▪ Visualization of the model and corresponding code in a single GUI 	<ul style="list-style-type: none"> ▪ Interactive debugging session
Unique Selling Proposition(s):	<ul style="list-style-type: none"> ▪ Debugging of Simulink models and mixed Simulink and Stateflow models at assembler/code level running on arbitrary target processors with Linux support. ▪ Allows to reconstruct model information from the generated code, to step simultaneously through the model and the generated code running on the embedded target device: <ul style="list-style-type: none"> - set breakpoints on hierarchical block ports (on activation of the block) - set breakpoints on transitions and/or states (incl. entry and exit actions). Designed to be embedded in model-based firmware development with source code generation ▪ Provides a GUI to visualize and to interact between the Simulink/Stateflow model, the generated source code and the assembler code ▪ Future versions will support bare metal system debugging for ARM and RISC-V base platforms 	
Integration constraint(s):	<ul style="list-style-type: none"> ▪ MATLAB & MATLAB Coder ▪ Simulink & Simulink Coder ▪ Stateflow (optional) ▪ Clang/LLVM ▪ gdbgui ▪ External Linux based development board with GDB/LLDB support 	
Intended user(s):	<ul style="list-style-type: none"> ▪ Embedded SW developers ▪ Researchers 	
Provider:	<ul style="list-style-type: none"> ▪ OFFIS e.V. (OFFIS) 	
Contact point:	<ul style="list-style-type: none"> ▪ Kim Grüttner – kim.gruettner@offis.de 	
Condition(s) for reuse:	<ul style="list-style-type: none"> ▪ Case-by-case decision 	

Latest update: 2021-01-13